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The design and construction of a hardware-based IBM 
PC emulator for the Amiga 1000 are discussed in this 
thesis. The emulator enables the Amiga 1000, a non IBM 
PC compatible computer, to run IBM PC software. The 
hardware components of the emulator, including a 128K 
block of shared memory which acts as the communication 
link between the emulator and the Amiga, are examined in 
detail. Software which provides the emulator with 
console I/0 using the Ami~a keyboard and video display 





Chapter 1: In·troduction 
1 
With the large amount of IBM PC software available 
today, a device which enables a non IBM PC compatible 
IJ~ ' 
computer to run IBM PC. soft war · __ /would be very useful. 
Such a device would allow the user of a non. IBM PC 
compatible computer to take advantage of the many 
application programs available for the IBM PC, and still 
use programs written specifically for his particular 
system. Devices which perform this function are known 
are in existence, and are known as emulators. 
Tl1e word "emulation" has many definitions. In the 
context of this t·hesis, an appropriate definitibn would 
be tl1e duplication or imitation of the behavior df 
another computer. An IBM PC emulator would r~produce 
tl1e operation of an IBM· PC on a host machine ( computer 
system in which emulat.or is being used ). With the 
ernt1lator operating,. the host machine would behave 
indistinguishably from an IBM pc, and it could run 
software compiled to run on an IBM PC. 
Emulators can be implemented in software or . . 1n 
hardw.are. In either case, the emulator ~ust provide 
equivalents for the CPU in the target ( emulated ) 
machine and any ROMs specific to that system. A 
software-based emulator uses software to emulate both 
the CPU and the ROMs. An emulator program takes 
2 
;> 
instructions from a target system program and translates 
them into instructions compatible with the hardware 
present in the host system. A hardware-based emulator, 
in contrast, physically uses the same CPU as does the 
target system. This processor runs target system I 
. -
software while the CPU in the host system manage I/0. 
Software emulators operate by providing 
translations for any machine instruction that may appear ,1 
in a target system program. For every machine 
·instruction, the CPU in the host system executes a 
subroutine written in compatible machine language. The 
Stlbroutine performs the same operation as the target 
. 
system machine instruction. A translation table is 
often used to contain the addresses of the subroutines. 
·rhe tar·get system machine instruction is used as an 
inde~ into the table. 
Software-based emulators store memory operands used 
by target system software in host system memory. The 
registers of the emulated CPU are usually m~pped into 
the registers of the host CPU to achieve faster 
performance. 
Hardware-based emulators run target system software 
by providing the same hardware as that found in the 
p 
target system. The emulator uses the same CPU, or a 
functionally equivalent CPU, to run the software. While 






private RAM in the emulator. To increase compatibility, 
the emulator may also use several of the same peripheral 
chips as the target system. In many respects, software 
runs on a hardware-based emulator exactly as it would on 
the target system. 
When a hardware~b.ased emulator is operating, its .. 
( 
CPU usually acts as the main CPU in the host-emulator 
$YStem. The CPU in the host machine acts as a 
peripheral I/0 processor. In 'the Amiga 1000, however, 
multitasking allows the 68000 microprocessor in the 
Amiga to run Amiga software concurrently with handling 
I/0 reqliests fro1n an em·ulator. 
When comparing the performance and cost. of 
software_-based emulators vs. hardware-based emulators, 
di ffer·ences are \'ery apparent. Hardware-based emulators 
r·un 3 to 10 times faster than software-based emtilators. 
When l1sing a software-based emulator, the host CPU may 
have to execute several of its own machine instructions 
for every one target system machine instruction. 
Hardware-based emulator.s execute only the instructions 
that are a.ct.ually in the target s)rstem software. 
Software-based emulators, however, are easier and 
quicker to develop. As a result, they are less 
expensive to purchase. 
The bulk of this thesis focuses on the design and 
\ 




Amiga lQOO. The design is introduced in Chapter 2. The 
theory of operation of the hardware and the software is 
explained in Chapters 3 and 4, respectively. 
,. 
Construction details are covered in Chapter 5. Chapter 
6 is an evaluation of the design. Finally, the 
practicality of emulators is addressed in Chapter 7. 
5 1f 
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Chapter 2: Overview of Design 
All hardware-based emulators must contains -tions 
, . ........._ 
for a common set of problems. An emulator mu t provide 
"\ 
an environment ( CPU, RAM, ROM ) in which target system 
software can run~ The transfer of data, particularly 
keyboard and video display data, between the emulator 
and the host must be facilitated by some form of ,. 
communication link. Finally, a method for transport_ing 
target system software to the emulator must be 
established. Possible solutions to these problems are 
outlined in thi.s chapter. These solutio·ns form the 
basis for an emulator design, illustrated in Figure 2.1. 
~--------·------- ·----
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Block 01aqram of Emulator 
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Since the CPU in the IBM PC is a 5 Mhz I.ntel 8088, 
any hardware-based IBM PC emulator must also be designed 
6 
" ... j' <,. 
.. 
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around the 8088, or a close relative. The 8088, 
howiver, is rather obsolete because its data bus is only 
8-bits wide. The Intel 80286 and 80386 offer 
significantly better performance, but are expensive. 
The Intel 8086 and 80186 are cheaper alternatives. Both 
have a 16-bit data bus, and can be found in 8 Mhz 
• 
versions. 
The amount of RAM to include in an IBM PC emulator 
should be based .on the memory requirements of typical 
IBM PC software. Many programs require at least 256K of 
RAM. To be useful, an IBM PC emulator should have 512K 
of RAM. It should be noted that the original IBM··Pc had 
only 64K of RAM on the motherboard, although it could be 
expanded to 640K ~ith expansion boards. Memory . ' ' .. 
reqttirements have increased dramatically in just a few 
years. 
The IBM PC also has bootstrap and BIOS ( Basic 
Inpt1t/Output Service ) code stored in ROM. The 
bootstrap code loads the disk-based operating system ( 
MS-DOS or PC-DOS ), and the BIOS code provides support 
for the operating S'jTstem and applicati·ons programs. An 
emu~ator must provide equivalent ROM-based code. 
Fo~ large designs, such as an IBM PC emulator, 
·, .. 
overall construction and debugging time can be reduced 
by incorporating a single board computer having the 





board computer used in this design is the AMPRO Little 
Board/186. Th(s computer has an 8 Mhz 80186, 512K of 
dynamic RAM, and ROM code compatible with PC-DOS. The 
Little Board/186 is designed specifically to be used in 
embedded applications, and is not a stand alone machine. 
The communication link between the emulator and the 
Amiga is a 128K dual ported RAM array. Both the 80186 
in the Little Board/186 and the 68000 in the Amiga can 
write data to and read data from the RAM array. In many 
ways, the shared RAM acts ~s a mailbox. One CPU can 
write data into the shared RAM, the other CPU can read 
·it, and, perhaps, write back a response. 
In the current design, two kinds of data are 
transferred via the shared RAM: video data and keyboard 
data. In the IBM PC, a portion of the memory address 
space ( AOOOOh - BFFFFh ) is set aside for storage of 
\?ideo data. Information to be displa)red on the monitor 
is written into this area of memory address spaGe 
( typically known as ''video RAM'' ) . To duplicate this 
operation with the emulator, the 128K shared RAM i~ 
mapped into 80186 memory space startin·g at add·ress 
AOOOOh. IBM PC software running on the emulator can 
write display data to this area of memory space just as 
it can while running on the IBM PC. At periodic 
intervals, the Amiga reads the video data in the shared 
RAM, and updates its display. 
8 
/ 
, f. • I .-
The mapping of shared RAM into tt1e space 
normally occupied by video RAM in the IBM PC does not 
present a problem in this design. The Little Board/186 
is designed to be used with a serial ASCII terminal, and 
does not have any video RAM. When the Little Board/186 
is used "as is", all keyboard input and video output is 
done through a serial port. 
Keyboard data is handled in a similiar manner. 
Codes for keypresses on the Amiga keyboard are written 
into the shared RAM. The 80186 reads the keyboard data, 
and processes it. 
A straightforwar·d approach is employed to t.ransport 
IB~1 PC soft,wa-re t,o the eml1la.t,o·r. · A 5} IBM PC c~ompatible 
disk dr·ive is con11ected directly t·o the Little 
IJ CJ a r ci / 1 8 6 . The disk drive allows the emulator t.o access 
sclftware and data stored on 360K 5} disks, a standard 
storage medium for IBM PC software. 
A problem which should be addressed, but is not 
critical, is that of I/0 port accesses. IBM PC software 
may attempt to directly access peripheral chips present 
in the IBM PC ( all peripheral chips in the IBM PC are 
located in I/0 ad.dress space. :) • For example, some IBM 
PC programs access status registers in the Color 
Graphics Adapter ( CGA) display card to determine when 
it is safe to access video RAM. If an IBM PC emulator 






chips are at different addresses, some softw~re may not 
J 
run properly. An emulator should provide hardware and 
software which will handle I/0 port accesses in an 
intelligent manner. 
Hardware for handling I/0 port accesses is present 
in the emulator de~ign. Emulator logic generates a non 
maskable interrupt ( NMI ) whenever the 80186 attempts 
certain I/0 operations. The NMI interrupt handler 
ident-ifies the specific operation that caused the 
interrupt, a.nd takes appropriate action. 
10 
....... ,. \· '• ' 
Chapter 3: Theory of Operation - Hardware 
This chapter is a more in depth description of the 
hardware components mentioned in the previous chapter. 
Most of the discussion is at a functional level. Lower 
level details such as timing are covered only where this 
information is necessary to understand the functional 
operation. 
Throughout this chapter, it is assumed that the 
reader has a general knowledge of microprocessors and 
hardware interfacing techniques. Specific knowledge of 
the larger chips used in the des~gn, however, is not 
. 
r1ecessary. Sources for additional information on these 
chips are mentioned at appropriate poiAts in the 
0 
chapter. 
Amiga Expansion Bus and Amiga-Emulator Interface Logic 
Hardware expansion of the Amiga 1000 is facilitated 
by an 86 pin expansion bus. The bus is accessible 
externally through a slot in the right side of the 
f 
Amiga. A hardware device can be interfaced to the bus 
directly, or through an expansion chassis. 
The Amiga 1000 expansion bus, illustrated in Figure 
3.1, i_s essentially an extension. of the 68000 
microprocessor bus. Many of the signals on the bus are 
driven directly by the 68000 inside the Amiga. The 
11 
.. 
protocols for data transfer on the expansion bus are 
also based those of the 68000 bus. 
d J ....... 
.. 
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Nearly half of the 86 pins on the expansi·on bus are 
allocated to the "23--bit" address bus and 16-bit data 
bus of the 68000. The 68000 address bus is rather 





long, only 23 address bits ( A23-A21 ) are available 
external to the chip. AO is used internally to generate 
the data strobes ( UDS* and LDS* ). While the external 
address bus consists of only 23 bits, all memory 
" 
addresses are actually 24-bits long and can access 16 
megabytes of memory. 
UDS* and LDS* indicate whether data is being 
transfer~ed on the upper half, the lower half, or both 
halves of the 16-bit data bus. When UDS* is LOW, dat.a 
is being transferred on the upper half of the data bus. 
LDS* is LOW during tranfers involving the lower half of 
the data bt1s. 
The 68000 transfers even addressed bytes on D15-D8, 
and odd addressed bytes on D7-DO. This interface is 
exactly opposite that of the 8086 and 80186. These 
I 
proc·essors transfer e,te11 by~tes on D7-DO, and odd 
addressed bytes on D15-D8. 
The 68000 pul.ses the addr·ess strobe ( i\S* } LOW to 
indicate that a valid address is being output on the 
address bus. An active AS* also indicates that the 
fl1nct.ion code b·eing ot1tput on FC2, FCl, and FCO is 
valid. The function code identifies the type of bus 
activity that is currently taking place. 
The read/write signal ( R/W* ) is HIGH for all read 
cycles, and LOW for all write cycles. 







must be asserted by external logic during every read and 
write cycle. The 68000 automatically inserts wait 
states in the bus cycle until DTACK* becomes active. 
' 
DTACK* must be pulsed; it cannot be tied LOW. 
The bidirectional RESET* signal serves a variety of 
functions. As an input, RESET* can be asserted in 
conjunqtion with HALT* to reset the 68000. When the 
68000 executes a Reset instruction, RESET* is asserted 
as an output sign~l. When used in this way, RESET* can 
" 
in it. i al i z e ot,her dev i c·.e s i r1 t.he s \7"S tern w i tt1ou t the 6 8 0 0 0 
• 
bein,g reset. 
The b 1.1 s a r b i t rat. i o 11 s i g n al s· ( BR* , BG* , a 11 d 
BG~.\ c~ K * ) a 11 d t. he i 11 t e r r t1 pt r· e q ll e st i n put s ( I PL 2 , I PL 1 , 
and IPL() ) ar~e riot pertinent to the eml1lat9r design and 
~ill n6t be di.scussed. """ . The signals VMA*, VPA*, and E*, 
tised for interfacing the 68000 to 6800 class 1)er·ipheral 
chips, are also not relevant t.o the design. More 
information on tl1ese signals can be founcl in tt1e 
68000 Microprocessor Handbook ( see Bibliography ). 
Several other expansion bus signals, not directly 
r·ela.t.ed t.o the 68000, are al so t1sed in\ t.he emt1lat,or 
\ ,. -
•,., _____ ·_ ) ·-~ 
design. In Designing Hardware for the i\m1i·g·a Ex12_9-nsion 
Architecture, Commodore recommends that DTACK* should 
r-· 
not be asserted by external hardware. Internal .. ;\miga 
l1ardware alltomatically a.sserts tt1is signa.l. Instead, 





which require a longer bus cycle. A LOW level on XRDY 
will cause wait states to be inserted in the current bus 
cycle. 
Three clock signals ( Cl*, C3*, and CDAC ) are 
available on the expansion bus. Cl* is the inverted 
internal 3.597 Mhz color clock. C3* is equivalent to 
Cl* shifted 90 degrees. The 7.14 Mhz processor clock 
( 7M ), is not available on the expansion bus, but it 
can be generated using the equation: C3* XNOR Cl*= 
7Meqiv. CDAC is equivalent to 7M shifted 90 degrees. 
The logic of the emt1lator that interfaces with the 
Amiga expansion bus is shown in Schematics la and lb. 
This logic protects internal Amiga circuitry by 
buffering signals on the expansion bus. It also 
facilitates the mapping of the emulator into Amiga 
• 
expans 10n space·. 
In Designing Hardware for the Amiga Expansion 
Architecture, Commodore recommends that the load on any 
signal on the expansion bus should not exceed 1 TTL "F" 
a 
load. An t~.rpical "F" load is l.25/1.25 TTL unit loads. 
To meet this requirement, 74LS24.5 transceivers are used 
to buffer the address bus, data bus, and various other 
signals. 
·The emulator occupies 128K of Amiga expansion 








is taken up by the lower 112K of the dual ported RAM 
array. The remaining 16K is decoded by a 74LS139 
decoder ( Ul2 ) to produce three signals: TRD*, TCLR*, 
; 
and AFR*. A 68000 access to the memory block associated 
with a particular signal will pulse that signal. The 
\. . ,, -) 
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Switches are used to set the base adclress of the. 
emulator, and~ thereby, map the emulator into Amiga 
• exp.ans ion space. Switches S6-SO of SWl are set to the 
complement of the 7 high order address bits ( A23-A17 ) 
of the base add~ess. In the current design, the Amiga 
auto-configuration protocol, which can automatically map 
hardware into the expansion space, ·is· not supported. 
The emulator logic which pulls XRDY to a LOW level 
16 
is illustrated in Schematic lb. This logic ( Ul6.1 ) 
pulls XRDY low whenever the 68000 accesses the dual 
ported RAM array. Wait states in the bus cycle may be 
needed because the 68000 may not get immediate access to 
the shared RAM. The controller of the dual ported RAM 
array asserts AACKB* to indicate that the 68000 can 
complete the bus cycle. 
Little Board/186 and Proto/186 
The Little Board/186 ( se~ Figure 3~3 ) is built 
around the Intel 80186 high integration rnicroprocesso~ 
unit. The 80186 contains a ·16-bit CPU, a 2-channel DMA 
controller, three 16-bit timers, and. a programmable 
inter·rupt controller. It also has programmable chip 
se.lec:t c1nd \iai t state .generation logic. By combining 
se,reral normal1)7 separate components into one pac.k-age, 
the 80186 uses less board space and power. 
The CPU portion of the 801.86 is e·ssentially an 
enhanced 8086. The two processors sh.are the same 
general register se·t, and the 8086 instruction set 
subset of the 80186 instruct-ion set. Instruction 
• 
1S a 
execution times for the 80186, howeveri are shorter 
because hardware , rather than microco.de, is used to 
cal~ulate effective addresses. All object code which 
runs on the 8086 and 8088, including IBM PC software, 
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The integ~ated peripheral components ( timers, DMA 
c.ontrol ler, interEupt c.ontrol ler, etc. ) of ·the 80186 
p.erforrn many of the same functions on the Li ttl.e 
Board/186 as do the separate peripheral chips ( 8253, 
8237, 8259 ) on the IBM PC motherboard. The interrupt 
contr·oll.er receives and arbitrates between requests from 
four sources: the 2-681 serial controller, the 5380 SCSI 
interface controller, the 1772 floppy disk controller, 
and the Centronics printer port. DMA channel 1 is used 
', 
to refresh the 512k of DRAM ( occupying the lower half 
18 
.,. ' .(· .... •• .:•· 
"'!····~ 
of the memory address space ) on the Little Board/186. 
It is programmed to generate 20-bit addresses, timed by 
timei channel 2, with no terminal count. DMA channel 2 
is shared between the floppy disk and the SCSI 
I_ 
"· interface. Timer channel 2 acts as a prescaler to 
channel O, and also provides the required 16 microsecond 
DRAM refresh clock. The external counter input of timer 
channel 1 is driven by the timer output of the 2681, 
allowing the timing of long intervals. 
A block diagram of the 80186 appear in Figure 3.4. 
A basic knowledge of the signals appearing in capital 
', 
letters .in Figure 3.4 is helpful in understanding the 
overall functioning of the emulator~ These signals will 
be discussed further. The signals appearing in small 
letters are used onl)¥ lo'call)' on the Little ·Board/186, 
or· are not t1sed at all. T.he pin d,ef ini tions for these 
signals, and timing information for all the signals, can 
be f·ound in the iA_PX 86/88 186/1.88 User's Mant1al .1-
Hardware Reference and the Little Board/186 Technical 
Manual. 
The address/data bus signals ( AD15-ADO ) make up 
the time multiplexed address/data bus. During the first 
clock perio.d ( Tl ) of the bus cycle, the 80186 asserts 
a memory or I/0 port address on AD15-ADO. During the 
second clock period ( T2 ), the 80186 removes the 
address from the bus. AD15-ADO are then tristated for a 
19 
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The address latch enable ( ALE ) is provided to 
latch the ad·dress on AD15~ADO into 8282/826·3 or 74373 
latches. ALE is active HIGH, and can directly drive the 
' . , 
latch enable inputs 6f the latches. Addresses are 
guaranteed to be active on the falling edge of ALE. 
The four most significant address bits are asserted 
on A19/S6, A18/S5, Al7/S4, and A16/S3 during Tl. For 

















available on these lines. S6 is HIGH for processor 
cycles, and LOW for DMA cycles. 
LOW after Tl. 
S5-S3 are defined as 
The three least significant status bits. ire output 








80186 Bus Cycle Status In format 10n 





l t 0 
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1 I 0 
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l 1 I 1 
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0 Interrupt Acknowledge 
1 He~d 1/0 
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0 Write I./0 
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l Halt 
0 Instruct I on FGtc:h 
' 
1 Re~d from Memor'::l 
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The bus high enable signal ( BHE* } is low during 
Tl of read, write, and interrupt acknowledge bus cycles 
in which a byte is to ·be transferred on the upper'.half 
of the data bus. AO is low during Tl of bus cycies • 1n 
' 
which a byte is to be transferred on the lower half of 
the data. bus. 
The read strobe ( RD* ) indicates that the 80186 
perform.ing a memory or I /0 read bus cycle. RD* • 1S 
• lS 
active LOW during T2, T3, and Tw ( wait states ) of any 
read cycle. 
The wr·ite strobe ( WR* ) indicates that the data on 
the bus is to be written into a memory or I/0 device. 
21 
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WR* is active LOW during T2, T3, and Tw of any write 
cycle. 
The non maskable interrupt signal ( NMI ) • 1s an 
edge triggered input. A transition from low to high on 
this pin initiates a.priority 1 ( highest priority) 
interrupt at the next instruction boundary. NMI cannot 
be masked internally. 
The maska.ble interrupt requ~st inputs ( INT3, INT2, 
INTl, and INTO ) are active HIGH, and are programmed by 
AMPRO ROM-BIOS to be edge triggered. The default 
priorities for INT3, INT2, INTl, and INTO are 9, 8, 7, 
and 6, respectively. 
The asynchronous ready ( ARDY ) and synchronous 
ready ( SRDY ) inputs are used to inform the 80186 that 
. . 
the addressed memory or I/0 device is ready to compl.ete 
the bus cycle. Both inputs are active HIGH, but only 
the leading edge tTansition of ARDY is synchronized to 
the 80186 clock internally. Wait states are inserted in 
the bus cycle as long as both ARDY and SRDY remain LOW. 
Only one of these inputs must be active to terminate a 
bus cycle. 
The peripheral chip select signals ( PCS5*-PCSO* ) 
are asserted during accesses to I/0 space. The address 
ranges activating PCS5*~PCSO* are programmed by AMPRO 
ROM-BIOS. 
The clock output signal ( CLKOUT ) provides the 
I 22 
system with a_ 50% duty cycle clock. A1·1 80186 timing is 
relative to this clock. In the Little Board/186, the 
frequency of CLKOUT is 8 Mhz. 
The reset output signal ( RESET ) indicates that 
the 80186 is being reset, and can be used a system 
reset. RESET is active HIGH, and is synchronized with 
the processor clock. 
The AMPRO Proto/186 Prototype Adapter is also used 
in the. emulator design. The P~oto/186 facilitates 
construction of custom projects based on the Little 
Board/186. It provides approximately 18 square inches 
of wirewrap space, along with conditioned 80186 signals. 
The Proto/186 has the same dimensions and mounting slot 
positions as the Little Bo~rd/186, and is designed ·to 
plug directl~1 into the 68-pin CPU header ort th·e Little 
Board/186. 
The logic present on the Proto/186 consists of one 
74LS244 buffer, two 74LS245 transceivers, three 74F373 
latches, and one control PAL. The address/data bus of 
the 80186 is buffered by the 74LS245 transc-eivers, 
generating the signals BAD15-BADO. The transceivers are 
always enab~_d, and rely on the control PAL to switch 
direction. The l~ed address bus ( LA19-LAO ) is 
generated by the 74F373 latches. All 20 address bits 





( LBHE* ). The 80186 signals RD*, WR*, ALE*, RESETOUT, 
and CLKOUT are buffered by the 74LS244 buffer, 
generating the signals BRD*, BWR*, BALE*, BRST, and 
BCLK. All other 80186 signals are also accessible, but 
are not buffered. 
The co·ntrol PAL also decodes the 80186 periphera.l 
chip selects PCSO* and PCS6* into seven individual chip 
selects. Six of these chip selects a.re available for 
tlse on the Proto/ 186. The I/0 port addresses 
.. 
assignments for the chip selects are shown in Figure 
3. 6. 
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Peripheral Ch,p Select Oecod,nq 
Dual Ported RAM Array 
The major components of the dual ported RA~'i arra·y 
a.re the Intel 8207 D·ual Port Dynamic RAM Controller, two 
sets of address and data buffers, and the actual dynamic 
RL~M chips. The relationship-between these parts • lS 
I 










·: ·,· J "·'-',-·.• 
dual ported RAM array can be found in Appendix A. 
It is assumed that the reader has a general 
knowledge of dynamic RAMs. Since the 4164 64K x 1 DRAMs 
"" 
used in this design have no unusual characteristics, the 
operation of these chips will not be discussed in 
detail. 
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The operation of the dual ported RAM array • lS 
cont.rolled by the 8207. This chip provides all signals 
necessary to address and refresh 16K, 64K and 256K 
DRAMs. It also provides arbitration circuitry to allow 
two different processors to independently access the 
memorv which it controls. •· Al though the 8207,.- is 
optimized to run synchronously with the Intel 8086 
• family of microprocessors, it is capable of su.pporting 
', 
the bus struct~~ other processors as we1·1. 
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The arbitration circuitry of the 8207 • receives 
access requests from three sources: Ports A, B, and C. 
In the emulator, Ports A and Bare assigned to the 80186 
and 68000, respectively. Port C is used by the internal 
refresh circuitry of the 8207. 
The operating characteristics of Ports A, B, and C 
are programmable. At the end of reset, the 8207 latches 
the states of PCTLA and PCTLB. If PCTL is high, the 
port is configured to be in status mode. In this mode., 
the status outputs ( S2*, Sl*, SO* ) of an Intel 
t 
8086/186/286 microprocessor should drive the PCTL-, RD*, 
and WR* input signals of that port. If PCTL is low, the 
port will be in command mode, and the RD* and WR* inputs 
should be d~iven the RD* and WR* signals of the CPU. I.n 
the emulator, PCTLA is pulled high with a pull·up 
resistor, and PCTLB is tied permanently low. 
The state of REF determines the refresh mode that. 
the 8207 will use. If REF is tied high, as in the 
emulator design, the 8207 will generate internal refresh 
requests, and refresh the DRAM which it controls 
, 
automatically. 
It may appear that, for this design, automatic 
refreshing by the 8207 is redundant. The refresh 
operation performed by DMA channel 1 of the 80186 does 
cover the entire 1 megabyte memory address space, 




( \ I ) 
testing, however, it was determined that without the 
automatic refresh of the 8207, data is lost when the 
• 
68000 accesses the shared RAM continuously. It was 
concluded that the wait states caused by 68000 accesses 
slow down the DMA refresh cycles enough to cause loss pf 
data. Tying REF HIGH solves this problem for the shared 
RAM, but the pro~lem still exists for the rest of the 
RAM refreshed by DMA channel 1 ~, possible solutions to 
z ) 
this problem are disctissecl __ in qha1)ter 6 ) . 
Additional programming options can be specified by 
using the logic illustrated in Figure 3.8. 11 he reset 
J)t1lse loa.ds t.l1e program bit.s ir1to the shift. r·egister. 
The 8207 tl1er1 reads in the 1)rogram bi t~s b~l clocki11g 
MUX/PCLK sixteen times. :rhe specif'ic f)rogr·amrning used 
for the emulator is shown in Figure 3.9, and is 
implemented with a 74LS165 shift register ( U27 ). 
details on programming the 8207 can be found in the 
Microprocessor and Peripheral Handbook, Volume 2. 
.--;:---.., 
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Whether initiated through Port A or through port B, 
all requests to access the shared RAM follow basically 
,, 
the same protocol. The 8207 queues a request from Port 
X when a read or write "command" on RDX*, WRX*, and 
PCTLX is qualified by an active PEX*. For Port A 
( status interface ), the status signals driving PCTLA, 
RDA*, and WRA* must indicate a read or write bus cycle 
i s o c: c ll r r i n g . PEA*, which is generated by address 
decoding logic, must also be active. For Port_, B ( 
command interface ), RDB* or WRB* must be active, along 
w .i tl1 PEB*. 
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• 1S The address decoding logic for Port A a 74LS138 






for all memory read and write bus cycles which access 
the address range AOOOOh-BFFFFh. The address decoding 
logic for Port B has already been discussed. 
The timing of PCTL, RD*, WR*, and PE* is critical. 
Because Port A is programmed as "synchronous", the 8207 
~ 
requires that PCTLA, RDA*, WRA*, and PEA* be asserted 
such tha~ they are all active at a particular rising 
. ;' 
clock edge. The timing requirements for Port B ( 
asynchronous ) ar~ slightly different. The signals RDB* 
and WRB* be set up to a particular rising clock edge, 
and~PEB* mtist be set tip to the next falling clock edge. 
Regardless of which Port is involved, the 8207 will not 
initiate a DRAM access cycle, and may lock up. if the 
timing reqt1irements are not met. 
Addit.ional logic is required to ensure that the 
above timing requitements are met. The signals PrtAEn*. 
and LS2*-LSO* cannot be used directly with Port A 
becattse they become active at points too far apart in 
the bus cvc]e. . - These signals, however, can be OR'd wi·th 
ALE to produce PEA*, PCTLA, RDA*, and WRA*. The 
resulting signals all become active at the same time 
when ALE is negated~ The same reasoning applies to Port 
B. PEB*, RDB*, and WRB* all become active when ASQ* is 
asserted. 
The 8207 services an access request from a Port 




' .. ,. • ', l,li • ~ . ., ' 
for a request from Port A or Port B begins with the 8207 
enabling the address buffers for that Po.rt. The MUX 
output is driven HIGH for Port ·A, arid LOW for Port B. 
The logic which generates AddrAEn* and AddrBEn* ensures 
that both sets of address buffers will not be enabled at 
the same time. 
When the address buffers are enabled, an address 
generated b~r ,the 68000 or 80186 is passed on to the 
shared address bus, which drives the AH7-AHO and AL7-ALO 
·' 
inpu}s of the 8207. The address 'bits present Qn AL7-ALO 
are output on A07-AOO as the row address for the DRAMs. 
The address bits on AH7-AHO become the column address. 
Since the row and coltimn address for 64K x 1 DRAMs are 
only 8 bits long, AL8 and AH8 cannot be used and are 
tied low. (/ 
The 8207 asserts RAS* and CAS* signal~ at 
appropriate times during a DRAM access cycle. When the 
8207 is programmed to interface with one bank of DRAM 
( as in this design ), all four RAS*/CAS* pairs are 
activated simultaneously. In this configuration, 
multiple RAS*/CAS* pairs can be used to strobe the 
single bank of DRAMs, reducing the capacitive loading on 
the individual RAS* and CAS* drivers. In the emulator, 
one RAS*/CAS* pair strobes the low byte of the shared 
' 
RAM, and another pair strobes the high byte. 
The RAS*, CAS*, and A08-AOO outputs are designed to 
) 
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directly drive the heavy capacitive loads associated 
~ 
with DRAM arrays. To prevent excessive ringing on these 
lines, series damping resistors must be provided. Intel 
recommends using resistors between 30 and 60 Ohm. For 
this design, 33 Ohm resistors on A07-AOO and 68 Ohm 
resistor~ on the RAS*/CAS* lines appear to be the most 
effective. 
The 8207 also asserts the write strobe ( WE ) 
during DRAM write cycles. This signal is not designed 
to drive the DRAM array directly. Instead, it is 
NAND'd with the inverted high/low byte signals 
( UDS* /IjDS*, BHE* /4.\0 ) from the 68000 or~ 80186. The 
high/low byte signals must be latched becattse the 8207 
c~an and will change MUX before the end of a DRA~f access 
c·.,,-c 1 e • 
.. . . 
Separate D~ta In and Data Out buffers are required 
for each Port .. The Din and Dout lin~s of the DRAMs in 
the. shared RAM cannot be tied directly~ together because 
the 8207 exec.utes "late write" cycles ( CAS* is asserted 
before WE* ). In late write cycles, there is 
insufficient time for the Dout outputs to be placed . 1n a 
w high impedance state before the Din lines are driven 
with write data. If the Din and Dout lines were tied 
~-
together, bus contention would occur. 
The output enable signals for the data buffers are 
generated from three signals: PSEL, PSEN, and DBM*. 
31 
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The 8207 -indicates the active Port by driving PSEL HIGH 
( for Port A) or LOW ( for Port B ). PSEN is asserted 
" 
in conjunction with PSEL. When PSEN is HIGH, PSEL will 
not change state. DBM* is asserted for all read and 
· refresh cycles. Different logic is used for the Port B 
Data Out buffer because the 68000 is running 
asynchronously with respect to the 8207. 
The buffering of the lower half of the shared d'ata 
bus ( and, indirectly, the lower -half of the 80186 data 
bt1s ) t-o the upper half of the 68000 data bus is not a 
mistake. This configuration is necessary because the 
68000 has a different memorv interface from that of the 
' 
80186 ~ The 68000 t1 .. ansfers e,ler1 addressed bytes on the 
upper half of the data bus, while the 80186 transfers 
even addressed bytes 
halves of~e shared 
on the lower half. Swapping the 
data bus is necessary so that the 
byt,E_~ at a particular offset address in the shared R;\t1 is 
the same byte for both processors. 
The 8287 asserts AACK* to indicate that the bus 
c)rc.le can be completed. AACI{* is factored with -PrtAEn* 
to form the ready signal ( SRDY ) for th~ 80-186. 
Likewise, AACKB* is factored with PrtBEn* to form the 
ready signal ( XRDY ) for the Amiga. 
The logic illustrated in Schematic 4 is related to 






console driver software ( discussed in Chapter 4 ) to 
determine if the video data stored in the shared RAM has 
been updated by the 80186. 
The 74LS175 Quad D Flipflops ( U73 and U74 ) 
function together as an 8-bit tag register. Each bit in 
the tag register is associated with a different 8K block 
of address space in the upper 64K of the shared RAM. 
When the 80186 writes data into the one of these blocks, 
the corresponding bit in the tag r·e·gister becomes a "1". 
The Amiga console drlver r.eads the contents of the 
tag register by accessing address 21F00lh ( in Amiga 
expansion space ). Immediately after the read, the tag 
.. 
r·egister is cleared bj'" an_ access to address 21F400h. 
Fo_r· this di sc.tiss ion, it is assumed. that, the base addr\ess; 
of the ernt1lator is 200000h. 
NMI-Generating Logic 
The logic illustrated in Schematic 3 is a solytion 
to the the problem of I/0 port accesses by IB~ PC 
software. This logic is necessary because the Little 
Board/186 ·r;o port map is very different from the IBM PC 
I/0 port map. Software which performs I/0 operations 
based on the IBM PC port map will probably not run 
correctly on the Little Board/186. 
The signal IOPA, generated by address and status 




accesses to the lower lK of I/0 address space. The 
leading ( rising) edge of IOPA generates an NMI. The 
74LS257 multiplexer prevents IOPA and AFR* from 
generating interrupt requests until the corresponding 
interrupt handlers have been installed. IOPA and AFR* 
are enabled to generate interrupts by an access to I/0 
address 1300h. 
IOPA is also the latch enable for three 74LS373 
la.tches. The latches store the I/0 port add1"'ess and 
status bits generated during the most recent I/0 port 
access. The I/0 data does not need to be latched 
because, for all I/0 instructions, it is contained in 
t.he 80186 CPlT registers AL. or .L.\X. The latched addre·ss 
and status bits can be read at I/0 ports 1020h and 
1030h, respectively. 
34 
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Chapter 4: Theory of Operation - Software 
Although it is not as evident as the hardware, 
software still has an imporiant role in the emulator 
design. The software components of the design consist 
of new interrupt handlers for the Little Board/186, and 
a console ( keyboard and video display ) for the Amiga. 
This chapter is a discussion of these components. 
Commented source code can be found in Appendix B. 
As in Chapter 3, the discussion in this chapter is 
also at a functional level. The intricacies of ''C" and 
Intel assembly langtiage programming are not examined. 
More in.formation on these languages can be fo11n(1 ir1 Tl1e 
C Programming Language, the iAPX 86/88, 186/188 User's 
Mant1al 2 Programmers neference, The 8086 Book, and 
1-\ssembly Langt1age Primer for the IBM PC and XT. 
Amiga Console n.river 
. 
. } . 
The Amiga- console driver handles ·keyboard input -ahd 
\-ideo otltput. The driver recei,,,es raw ke:,,Tboard sc~an 
c.odes, processes them, and then writes the processed 
data into the shared RAM. At periodic int.ervals~ the 
driver also reads the video d~ta stored in the shared 
RAM, and updates the display. The console driver 
software used in this design is not the same as, and 







handler present in the Amiga operating system. 
The console driver first opens two "Intuition" 
Screens. "Intuition" is the window oriented, 
Macintosh-like user interface of the Amiga. A Screen 
. }) . 
specifies certain characterist~cs ( number of colors, 
~\ 
resolution, default font, etc. ) -~or the portion of the 
display which it occupies. A Screen can be of any 
•)y,o 
height, but it must always occupy the entire width of 
_J, 
the display. A number of Screens can be open at any 
particular time, and they can partially or completely 
overlap each other. Two Screen are opened by the 
console driver to facilitate a double buffering 
technique for display updating. 
The console driver then opens an Intuition Window 
in each of the Screens. All o·utput of a process running 
under Intuition is dohe through a Window. Any ntimber of 
Windo~s can be sent output at a particular time. Input 
is as·sociated with a Window. A process running under 
Intuition can receive notification of input events ( 
keypress~s, mouse movements, etc. ) occuring in the 
'' a c t i \.t e '' W i ·n d o '-'' • A Window is made active by program 
control., or by placing the mouse cursor in the Window 
and pressing the- left mouse button. Only one Window is 
active for input at any particular time. More 
information on Intuition Screens and Windows can"be 
found in the Amiga Intuition Manual, Inside the Amiga, 
36 
and the Amiga Programmer's Guide. 
After initializing several variables, the console 
driver puts itself to "sleep", awaiting notification of 
input by the ·IDCMP. The IDCMP is an Intuition subtask 
which monitors the keyboard, mouse, Intuition clock ( 10 
ticks/second ), and disk drives. Any messages from the 
IDCMP will awaken the console driver, and the driver 
will proceed to determine the origin of the input event. 
It is important to note that while the console driver is 
" 1 " as eep , it is not using any CPU time. Other processes 
running concurrentiy with the drive~ can take advantage 
of the freed CPU time. 
If the i nptit event is a key press or key rel ease, 
the console driver receives a key scan code from the 
I DC~1P. The scan code simply indicates the relative 
position o.f the key on the key·l)oard. The scan code must 
be decoded to determine what it represents ( ntimber, 
c 11 a I' a c t e r , p ll n c. t tl at i on , f tl n c· t i on k e ~, , e t. c . ) . .. 
T.he console dr i 'le r t r·ansl at es scan codes s imi 1 i a rl y 
to the way in which the IBM PC ROM-BIOS translates scan 
codes received from the IBM PC keyboard. The ROM-BIOS 
organizes the keys into thre~ general groups: 
SH.IFT-TOGGLE keys ( left shift,· right shift, caps lock, 
alt, ctrl, insert, num lock, scroll lock,. etc. ), 
SPECIAL keys ( function, arrow, alt-key combinations ), 




ctrl-key combinations ). If the scan code is.determin~d 
to represent a SHIFT-TOGGLE key ( by comparing the 
untranslated scan code against the scan codes for known 
keys ), the ROM-BIOS updates the keyboard status bytes 
st-ored in the ROM-BIOS data area ( see Mapping the IBM 
~ . 
PC and PCjr and Programmer's Guide to the IBM PC for 
' 
more details on the ROM-BIOS data area) .. If the scan 
code represents a SPECIAL key, a two byte code is 
-entered in the key buffer ( ke·y codes are stored in the 
key buffer until they are needed by a program ). The 
" 
·high byte typically contains the scan -code, and the low 
byte contains a zero. A two byte code is ~.lso entered 
ir1 tl1e b.uffeI' for sc.an codes which re·present ASCII keys. 
In this case, the low byte contains t·he ASCII code for 
the key, and the high byte contains the scan code. 
The console driver first determines if the scan 
code repre~ents a key prkss or a key r·elease. If the 
scan code is less than 128, it represents a ·key press. 
A scan code greater than 127 indicates a key release. 
The first scan codes that the undecoded scan code 
is compared against are tho·se of the SHIFT-TOGGLE group. 
If a match is found, the appropriate bit in the console 
driver keyboard status word ( kbd status ) is updated. 
The bit is set for a keypress, and cleared for a key 
release. The setting/clearing of the bits is performed 







The left or right "Amiga" key can be pressed in 
conjunction with the "i" and "s" keys to emulate the 
,./ 
insert and scroll lock toggle keys present on the IBM PC 
keyboard. Specific keys dedicated to these functions 
are not available on the Amiga keyboard. Instances of 
these key combinations will also cause the corresponding 
bits in kbd status to be updated. 
After kbd status has been updated, it is written 
into the keyboard data location ( kbd_dat ) in the 
, ... _. 
shared RAM .. A function code indicating that the 
contents of kbd dat is status information is also 
wri tt.en i nt,o tJl1e shared RAM. i\n 80186 int.errt1pt reqt1est 
is then generated by accessing memory address 21F000h ( 
an access to this address will pulse AFR*, which drives 
t. he I NT l i n t e r r tt p t re q tl e s t p i ·n o f t he 8 0 1 8 6 ) . rr he 
c.or·r·esponding ir1terrt1pt. handler ( disct1ssed later in 
t.his chapter ) w·ill copy t,he statt1s data into the 
ROM-BIOS <la.ta area of the I.Ji tt1e Board/186. 
The next 
·19, 
scan codes which the ·t1ntranslated sc.an 
code is compared against are those of the SPECIAL group. 
If a match is found, the scan code is used as an index 
into a translation table ( trans table ). Trans tabl·e 
contains the two byte codes which the IBM PC ROM-BIOS 
would place in the key buffer in response to the same 
keypress. The state of bits in kbd status determines 





Any remaining key combination involving the alt key 
are also considered to be SPECIAL. These key 
combinations are also translated into a two byte code 
., 
using trans_table. 
Any scan code remaining untranslated at this point 
represents a key or key combination which has an ASCII 
value associated with it. In all cases, the scan code 
is used as an index into trans table. It the ctrl 
statt1s bit is set, the ctrl field of the indexed entry 
is read. If the ctrl bit is not set, the scan code is 
tested against the scan codes for the alphabetic keys. 
If the scan code is in this group, it it translated into 
a two byte code based on the shift/capslock status. 
Fi 11a 11 ~,, scan codes vlh i c.h re1)re sent the 
n1lmeric/punc.tttation key-s ar·e translated into two by·te 
'\] 
cocles based 011 the shift statLtS, 
The translated codes resulting from all SPECIAL and 
ASCII keys and key combinations are written into the 
shared RAM in the same way. 
into the kbd <lat location. 
The two byte code is copied 
A function code indicating 
that the contents of kbd dat i~/a key code is also 
written into the shared RAM. Finally, an AFR* interrupt 
request is generated to the 80186. 
If the ifiput event is an Intuit·ion clock tick, the 
console driver reads the shared RAM ·tag register. A "1" 





has written data into the 8K block of shared RAM 
starting at B0000h ( in 80186 memory space ). If new 
data is present, the console·driver clears the tag 
register, and proceeds to update the display. If no new 
data is present, the console driver simply clears the 
tag register, and returns· to a "sleep" state. 
In the current design, the console driver 
interprets video data as would an IBM PC Monochrome 
Display Adapter ( MDA ). The 4K of video RAM in the 
MDA, which is mapped into IBM PC memory space startin~ 
at address B0000h, is large enough to contain data for 
2000 display characters ( 25 rows of 80 characters ). A 
pair· of ·b:v~tes is reqt1ired fo1~ eac.h character. The higt1 
b t 11 d t. h '' . ·t t ; b t '' }t , e , c a · e _ __ · e a r 1 ti e , describes the appearance 
of the character ( blinking, bold face, underlined, 
r1ormal, et_c. ) , and the low byt_e contains the ,A.S(~r·r code 
for the character. 
To update the display, the console driver reads 
character/attribute pairs from the shared RAM starting 
. at address 210000h ( 210000h in Amiga memory space maps 
to address B0000h in 80186 memory space). Characters 
~ 
with the same attribute are placed in a buffer until the 
e-nd of the row ( 80 characters ) or a character with a 
different attribute is reached. All characters in the 
\ 
buffer are then output to the Window ( back_windo~) • in 






Screen ( front_screen) which is being displayed. 
,··· 
Characters with the new attribute, or in the new row, 
'J ., 
are read into the buffer until a different attribute or 
the end of the row is reached. Again, the characters in 
the buffer are output to back_window. This process 
continues until all 25 rows have been output. 
Back screen and front screen are then switched. The 
double buffering of the Screens hides the row by row 
update process, making a new view appear almost 
j nstantaneot1sly. 
The console driver interprets tJie attribute byte 
slightly differently from the MDA. Certain 
characteristics, such as blinking, could not be easily 
. 
emulated on the Amiga display. Therefore, nev.r meanings 
have been assigned ~o certain attributes. The mapping 
of the MDA interpretation to the console driver 
interpretation is illustrated in Figure 4.1. 
D 110 -d I s:p l a1 I 
on!~ these ottrrbute 
' ' ' bytes are m&an1~qtul 
t c, the MD.A -
MDA 
c,oo -d 1spl a,, 
f'i1creat attr ib11t.e l 
blue on black 
MOA to Amiga D,splay Attr,bute Mdp 
Figur& 4, 1 
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Little Board/186 Interrupt Handlers 
The interrupt handlers found in the ROM-BIOS of the 
IBM PC and PC-compatibles provide a ·standard way of 
transferring data to and from system hardware. The 
calling conventions and the format of return values are 
the same for all PC-compatibles. The operations 
perf armed within the handlers, however, are t.a.J. lo red 
around the hardware in the particular system. 
' The ROM-BIOS interrupt handlers can be invoked • 1n 
one of two ways. Some han-d-le.rs are executed in response 
lo a hardware event. For example, the NMI handler is 
exer;,1ted when a low to high transition occurs on the NMI 
pin of the CPU .• Another example would be the keyboard 
hardware interrupt handler. The arrival of a key scan 
code at the keyboard port generates a interrupt request. 
In response, the handler services the request by reading 
the scan code form the keyboard port, processing the 
scar1 code, 'and t,hen writing the translated data into the 
ke:v buffer . 
• 
The second way in which ROM-BIOS interrupt handlers 
can be in\roked is via th·e Intel assembly .lan.guage "INT,. 
.. ~, 
instruction. Applications programs typically call 
handlers in this manner when it necessary to access 
system-hardware or data areas managed by other ROM-BIOS 
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handlers include the reading and writing of disk 
,, 
sectors, the retrieval of key codes from the key buffer, 
and the manipulation of the video display. The 
arguments for .these services and any resulting return 
values are usually passed in CPU registers. 
The Little Board/186 requires new interrupt 
handlers to allow IBM PC application software to access 
emulator hardware in a standard way. The AMPRO ROM-BIOS 
keyboard hardware handler reads keyboard data from the 
2761 serial controller. The AMPRO ROM-BIOS video 
interrupt handler writes data to the 2761. The new 
interrupt handlers for thes~ functions read data from 
--
and write to the shared RAM.\ 
The new NMI handler is initiated as a result of an 
I/0 port acce,ss by an IBM PC application program. The 
handler begins execution immediately after the I/0 
instruction which caused the NMI. The -ctddress a.nd 
status bits present in the latches of the NMI-generati.ng 
logic when the NMI handler begins execution are those 
generated by the I/0 instruction. 
The current version of the new NMI handler simply 
reads the latched address and status bits, converts them 
to ASCII st.rings, and then writes the strings to the 
display. This handler also writes a message indicating 
that an I/0 port access has occurred. The NMI handler 
then terminates the application program by calling the 
44 ( 
PC-DOS/MS-DOS program terminate function ( INT 21h, 
AX= 4C·OOh ). More information on program termination 
can be found in Advanced MSDOS and Programmer's Guide to 
the IBM PC. 
The new keyboard hardware interrupt handler is 
invoked in response to an interrupt request on INTl. 
The Amiga console driver generates an interrupt request 
on INTl to inform the 80186 that new keyboard data is 
present in the shared RAM. 
The keyboard hardware handler first determines ( by 
examining the content~ of afr_dat ) if the keyboard data 
is a two byte key~ code or a statt1s word. I f. the data i s 
a status wor·d, it is c6pied i·nto ~he keyboard flag bytes 
locations ( 417h, 418h ) in the ROM-BIOS data area. If 
the data is a key code, it is entered in the key buffer, 
also stored in the ROM-BIOS data area. 
The key buffer has room for 15 t-wo byte key codes. 
Address pointers ( stored ink buff head and 
k buff tail ) indicate the head and tail of the buffer 
( see Figtire 4. 2 ). When the buffer is empty, the head 
and tail pointers point to the same key code location in 
• the key buffer. When a key code is read from the shared 
RAM, the code is entered in the key buffer at the 
location pointed to by the tail pointer. The tail 
pointer is then incremented by two to point to the next 
' 
key cbde location. When the tail pointer reaches the 
45 
., 
end of the buffer, it is reset ·to point to the start·of 
the buffer. 
k_buf f _end ( 43Eh) ) 
k _bu f f _t ~ 1 I , 
< 
n~: ... t ke~ pre:::s 
th,rd ket., press 
< second ~. ey press 
' k -1u ff _head / ,, f ,rst k8y pr&ss 
K~y Buffer 
The new keyboard I/0 interrupt handler provides 
three services which can be called by application 
pro.grams to obtain key-board data. The "read character" 
ser·vice ( INT 16h, AH= 0 ) reads a key code from the 
key buffer, and rettirns it register AX. The I service 
reads the key code pointed to by the key btlffer head 
pointer, and then sets the head pointer to point to the 
next key code location in the buffer. If the buffer is 
empty, the service waits until a key code arrives. The 
"report c.harac.ter" I service ( INT 16h, AH= 1 ) simply 
determines if the key buffer is empty, and returns 
without waiting. The "get shift status" • service 
( INT 16h, AH= 2 ) returns the keyboard flag byte 
' 
stored in address 417h in the ROM-BIOS data area. 
The new video interrupt handler provides only one 







The "write tty" service handles character output to the 
video display. This service formats the character 
output to make the display appear like a tty terminal. 
Character data appears·on the display at the current 
cursor position, and then the cursor is moved right one 
column. When the cursor reaches the end of a row, it is 
moved to the first column of the row below. When the 
display becomes full, the rows of characters are 
scrolled up, and a new row begtns at the bottom, of the 
display. 
When the "write tty" service begins execution by 
testing the character argu~ent to see if it is a 
backspace, linefeed, or carriage return. If argiirnent is 
one of these characters, the cursor position { row 
nl1mt)er ./ colu1nn number ) sto·red in thef ROM-BIOS d.ata 
area is altered appropriately. The new cursor position 
is also written into the shared RAM. The Amiga console 
driver reads the cursor position, and moves the cu·rsor 
The "write tt.·" . . y service writes all o-ther characters 
which it receives as arguments into the video RAM 
(l 
portion of the shared RAM. Each row/column po,sition on 
the display corresponds to a particular offset word 
address in vid-"eo RAM. The word address is calculated 
using the equation: address= ( ( 160 * row number ) + 
( 2 * column number ) ). The character is assigned a 
47 
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"normal" attribute, and the character/attribute pair is 
written into video RAM at the calculated offset address. 
When the display becomes full, it is necessary to 
. scroll the rows of characters up, and start a new line 
at the bottom of the display. This is accomplished by 
moving all the video data except the data making up the 
top row down ( toward low memory ) a distance of 160 
bytes ( the top row of the display is at the bottom of 
video RAM ). The data that made up the top row will be 
written O'\'"er b)' the data of ·the second row, the data of 
,,. 
the previous second row will be written over by data 
from the third row, and so on. The character bvtes in . . 
the bottom row are filled with "space" characters t.,o 
form a blank line on the display. 
The new interrupt handlers are implemented as 
proced11res in a terminate and staJ:- re·s.ider1t ( TSR ) 
program. A TSR pr·ogram executes similiarly to other 
disk-based IBM PC programs, except that when it finishes 
execution, it remains in memory. The memory which was 
allocated for the program is not freed for reallocation 
tooth-er programs. Any code in a TSR program remains 
. 1n 
memory, and is not written over by other programs. 
The "main" code of t·he TSR implemented for the 
emulator design sets interrupt vectors 2, 14, 22, and 16 
to point to the new NMI handler, keyboard hardware 




respectively ( see the iAPX 86/88, 186/188 User's 
Manuals, The 8086 Book, and Programmer's Guide to the 
IBM PC for more information on interrupt vectors ) .- The 
"main" code also initializes the ROM-BIOS data area with 
values compatible with the new interrupt handlers. The 
NMI-generating logic and(INTl are enabled. The program 
then termi·nates using the terminate atid stay resident 




Chapter 5: Construction of Prototype 
• 
A wirewrapped prototype of the emulator design was 
constructed using three Vector boards, the Proto/186, 
and the Little Board/186 as illustrated in Figure 5.1. 
The 8207, albng with its support logic, is mounted on 
the Proto/1.8·6. The D~AMs making up the shared RAM are 
mounted on the bottom 
Vector board contains 
Vector board, T~next higher 
the NMI~generating logic, and the 
highest board contains the Amiga~e~ulator interface ( '· 
) 
logic. A backplane connects the Vector boards to each 





;rototype of Em1Jlator 
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A grid system supplies power to the chips on the 
Proto/186. Power and ground wire~ are laid both 
50 
• 
( horizontally and vertically across the board. 
and ground pins of the chips are wired to the 
The power 
intersections in the grid. A similiar layout of power 
and ground lines)is employed on the highest two Vector 
I 
boards. Grids are not required on the DRAM Vector board 
' 
because power and ground planes are built into this 
board. 
The principal communication link between the Vector 
boards in the previously mentioned backplane. The 
buffered 68000 address bus, the DRAM address and control 
signals generated by the 8207y and various other signals 
are condt1cted via the backplane. The buffered 68000 and 
'· 
80186 data busses, however, ar'e conducted from board to 
boarcl on 1· i bbo11 c~abl.e. Ribbon cable also connects the 
1.\miga-emt1lator· interfac.e logic to tl1e 86-cont,a.ct. ca.rd 
edge connector \4.1hich plt1gs onto the Amiga expansior1 btts. 
Each TTL IC is bypassed by one .1 microfarad 
ceramic disk capacitor. The capacitors, connected 
between the power and ground pins of the ICs, dampen the 
current spike which occu.rs when a TTL IC changes state. 
/ 
The 4164 DRAMs also require bypass capacitors ( three .1 
mi.crofarad capacit6rs pei chip·) because they generate 





Chapter 6: Evaluation of Design 
The prototype of the emulator successfully booted 
PC-DOS, and ran several IBM PC programs. Using DEBUG, 
it was~possible to modify the vi~eo display by writing 
/ 
( data d.irectly into the video RAM portion of the shared 
RAM. Therefore, other programs which directly access 
video RAM should also rt1n properly on the emulator. 
Although the current emulator design can run some 
IBM PC software, its useft1lness would be increased 
signifi.cantly by certain hardware and software 
mod i f i c at i <) r1 s • As mentioned irl Chapter 3, there . JS a 
tend e r1 c :V"' f o I' 1 o s s o f ci at a in the D RA ~1 on t l1 e Li t, t, le 
Board/186. This problem could lJe solved by 
r·eprogr-amming D~L.\ c~ha.rinel 1 to refresl1 only the lower 
512K of 80186 me·mory space, rattier then the er1tire 1 
n1egabyte. The DMA c l1ar1ne 1. woLt l d ther1 not ha ,.re t C) ac c E; s s 
the shared RAM, and contend with accesses bv lhe 68000. .. 
Another hardware improvement would be to replace 
the 8207/bt1ffer/DRAM logic with dual ported static RAM 
chips. This change would reduce the number of chips and 
/ the amount of board space required for the shared RAM. 
// 
Dual ported static RAMs were not Llsed in. the ct1rrent 
design because ·these chips are rather difficult to 
obtain in small quantities. 
The Amiga console driver could be improved by 
52 
,. 
slightly altering the video refresh algorithm. Instead 
of redrawing the entire display every time it detects 
that new video data is present, the console driver could 
compare the video data in the shared RAM against a copy 
of the video data which was used for the previous 
display refresh. The console driver would determine 
which bytes had been changed, and then redraw only those 
portions of the display. This would considerably reduce 
the video refresh time reqt1ired for small changes in the 
display. 
The amou11t of IRM PC software ivhich the emt1lator 
c o t1 l d r ll n "'-r o tt l d be s i g n i f i c ant 1 y i n c re as e d l:-J ~r l) r o \l j d i n g 
mo re s e r v" i c e s i n t- h e \' i de o i n t e r r tt p t 11 an cl l e r . 
R0~1- BI QS 1-1r·o,· ides • ser,·1ces for· c? h a.r1 g in g the c ti rs o I' 
positi<)rl, read:ing and writing a char·acter at t·h·E:" ct1r·sor 
position, scrol.ling, etc. Man~~ IBM PC progrc1ms L1se 
t. }1 e s e s e r \' i c~ e s , as we 11 as t. he w r i t e t t y~ s e r \' i c e 
implemented in the current emulator design. 
Fir1all:v-, it may be possible to write soft~vare which 
'\\'Ot1ld allow the ernula.tor to store programs and dat.a on 
Amiga disk drives. Most of the hardware needed to 
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Chapter 7: Conclusion 
This thesis has presented the design, construction, 
and evaluatj_on of an IBM PC emulator for the Amiga 1000. 
Most of the "what" and "how" questions have been 
answered. Reasonable questions to ask at this point are 
the "who"~ and "why" questions, st1ch as "Who would use 
the emt1la tor?" and "Why would someone use the emt1lator 
inst.,ead of an actual IBM PC?". 
Certain people would definitely find the emulator 
to be of little t1se. If a person require-s the use of 
IBM PC hardware expansion cards, he would be better off 
wi t.h an acttial IB~f OC. The emtilator disctissed in tr1is 
thesis, lil~e most eml1lator·s, does not have l-1ardware 
E~ Xl) an s i o n s 1 o t s • A person who wants to run programs 
which require 100% hardware 6ompatibility with the IBM 
PC should also avoid the emtilator. The emulator will 
never be 100% hardware compatible with the IBM PC. 
People who wot1ld find the emulatpr ttseful are those 
who alr·eady ha,le an Amiga 1000,' but still want to run, 
on occasion, fairly- ''well beha,.red" ,software written for 
the IBM PC.. "Well behaved" programs do not require the 
presence of particular hardware ( other than the CPU ) 
at a particular address in order to run correctly. 
IBM-PC productivity ( business, CAD, word processing ) 






equivalent for video RAM. If the modifications 
mentioned in Chapter 6 are incorporated in the design, 
the emulator should run many, if not all, well behaved 
programs. 
If a person wants to run IBM PC software, however, 
why not simply buy an IBM PC or an IBM PC compatible 
computer? The emulator offers significantly more 
computing power than a typical 4.77 Mhz IBM PC 
._ 
compatible computer. The cost of the emulator, however, 
is only slightly more than a complete IBM PC compatible 
system ( inclttding a keyboard, monitor, disk dri'le, and 
any n-ecessary expansion cards ). 
,,, 
In con~lusion, the practicality of the emulator 
discussed in this thesis varies depending on the needs 
of particular ·users. In its current state, the emulator 
~ is only marginally useful. If the modifications 
me,ntioned in Chapter 6 are incorporated in the design, 
however, the Amig.a-emt1lator system could run nearly all 
. ~ 
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Parts L,st and Notes 
U l -U6: 74LS245 IJ35: 74LS74 
U7-U8: 74S85 U36: 74S00 
U9: 74LS04 U37: 74LS32 
U10: 74LS00 U38-IJ40: 74LS245 
U 11 : 74S138 U4 1 : 74LS373 
U I 2: 74LS139 U42-U44: 74LS245 
U13: 74LS135 U45: 74LS373 
U 1.4: 74LS74 U46-Uo 1 : 4164-120 
UlS: 74LS30 U62: 74LS154 
U15: 74S03 U63: 74LS138 
U 17: 74LS32 U54: 74LS74 
U20: 74S00 U65: 74LS257 
U2 l : 74S32 U56-U58: 74LS373 
U22: 8207 - 12 U53: 74LS00 
U23-U25: ..,~. --4-ittL::.c·J U70: 74LS04 
I l"'I '7 
"74LS165 U7 l : 74LS32 ,·.,c • 1_1 t_ .• 
U28: 1 4LS@4 U72: '"'4L c; 1~R I ,. ~ -
U29: 74S138 U73-U74: 74LS175 
U.30: 74LS08 U75: 74L~1245 
IJl' · '"' I • 74LS32 U75~U77: 74LS00 1n2, UJ •· ~4LS138 
1 
,,:"",·~. 'l·~·A 
I I .., "'\ I . 't • \...vv:·,J._. , ., 4 L '°' ~4 .-. / -.J.C .j 
f Nc,t8 ! : Eac~: TTL IC t\ipass~d b,3 .:·ri~ . 1 m 1i:.rc,f ~r-ad cer61n11,: 
J I s k capac I tor . 
* Note 2: Each 4164 byp~ssed by three .1 m1crofar3d ceramic 
d I s k capac I t or.5 . 





















#define SH TOGGLES 0 
#define SPECIAL 1 
#define ASCII 2 
I* Amiga keyboard scan codes *I 
#define LS SCAN Ox0060 
#define RS SCAN Ox0061 
#define CPLK SCAN Ox0062 
#define CTRL SCAN Ox0063 
#define LALT SCAN Ox0064 
#define RALT SCAN Ox0065 
#define LAMG SCAN Ox0066 
#define RAMG SCAN Ox0067 
#define TAB SCAN Ox0042 
#define I SCAN Ox0017 
#define S SCAN Ox0021 
#define DEL SCAN Ox0046 
·,. 








INS MASK Ox0080 
CPLK MASK Ox0040 
SCRl)LL LOCK MASK 
- -
ALT Mi\SK Ox0008 
CTRL MASK Ox0004 
LS MASK Ox0002 
RS MASK OxOOOl 
OxOOlO 
I* pixel position of first row~ first column in. 
display*/ 
#define ROWO BASE LINE 5 
- -
#define COLO LEFT EDGE 0 
- -
/* height and width of character in pixels *I 
#define CH HEIGHT 8 
#define CH_WIDTH 8 
USHORT kbd_status, r_alt, l_amg, r_amg; 
USHORT *afr_dat_ptr, *afr_int_ptr, *kbd_dat_ptr; 
USHORT *c_ptr, *treg_clr; 
char *treg; 


















I* LeftEdge, TopEdge *I G 
I* Width, Height ( in pixels)*/ 
/* Depth ( number of bit planes)*/ 
I* DetailPen, BlockPen *I 
I* ViewMode ( display mode)*/ 
I* Type *I 
I* use default font *I 
I* DefaultTitle ( screen's title)*/ 
I* no screen gadgets *I 
I* no custom bitmap*/ 

























' USHORT uc; 
USHORT ctrl; 
USHORT alt; 
I* LeftEdge, TopEdge */ 
I* Width, Height *I 
I* DetailPen, BlockPen *I 
I* IDCMPFlags *I 
I* Flags ( window flags ) */ 
I* no gadgets *I 
I* use default checkmark for menus *I 
I* Title ( window's title ) *I 
I* Screen ( pointer to screen structure of 
screen that window will be opened in } --
this value will be filled in after screen is 
opened *I 
I* no custom bitmap *I 
I* Type ( screen type for this window ) */ 
struct trans_entry trans_table[ ] = 
{ 
Ox0060, Ox007E, Ox007E, 0, Ox0031, Ox0021, Ox0031, 120, 
Ox0032, Ox0040, OxOOOO, 121, Ox0033, Ox0023, Ox0033, 122, 







Ox0036, Ox005E, OxOOlE, 125, Ox0037, Ox0026, Ox0026, 126, 
Ox0038, Ox002A, Ox002A, 127, Ox0039, Ox0028, Ox0028, 128, 
Ox0030, Ox0029, Ox0029, 129, Ox002D, Ox005F, OxOOlF, 130, 
Ox003D, Ox002B, Ox002B, 131, Ox005C, Ox007C, OxOOlC, 0, 
OxOOOO, OxOOOO, OxOOOO, O, Ox0030, Ox0030, Ox0030, 129, 
Ox0071, Ox0051, OxOOll, 16, Ox0077, Ox0057, Ox0017, 17, 
Ox0065, Ox0045, Ox0005, 18, Ox0072, Ox0052, Ox0012, 19, 
Ox0074, Ox0054, Ox0014, 20, Ox0079, Ox0059, Ox0019, 21, 
Ox0075, Ox0055, Ox0015, 22, Ox0069, Ox0049, Ox0009, 23, 
Ox006F, Ox004F, OxOOOF, 24, Ox0070, Ox0050, OxOOlO, 25, 
Ox005B, Ox007B, Ox001B, 0, Ox005D, Ox007D, Ox001D, 0, 
OxOOOO, OxOOOO, OxOOOO, O, Ox0031, Ox0031, Ox0031, 120, 
Ox0032, Ox0032, Ox0032, 121, Ox0033, Ox0033, ·Ox0033, 122, 
Ox0061, Ox0041, Ox0001, 30, Ox0073, Ox0053, Ox0013, 31,. 
Ox0064, Ox0044, Ox0004, 32, Ox0066, Ox0046~ Ox0006, 33, 
Ox0067, Ox0047, Ox0007, 34, Ox0068, Ox0048, Ox0008, 35, 
Ox006A, Ox004A, OxOOOA, 36, Ox006B, Ox004B, Ox000B, 37, 
Ox006C, Ox004C, OxOOOC, 38, Ox003B, Ox003A, Ox003A, 0, 
Ox0027, Ox0022, Ox0022, 0, OxOOOO, OxOOOO, OxOOOO, 0, 
OxOOOO, OxOOOO, OxOOOO, O, Ox0034, Ox0034, Ox0034, 123, 
Ox0035, Ox0035, Ox0035, 124, Ox0036, Ox0036, Ox0036, 125, 
OxOOOO, OxOOOO, OxOOOO, 0, Ox007A, Ox005A, OxOOlA, 44, 
Ox0078, Ox0058, Ox0018, 45, Ox0063, Ox0043, Ox0003, 46, 
Ox0076, Ox0056, Ox0016, 47, Ox0062, Ox0042, Ox0002, 48, 
Ox006E, Ox004E, OxOOOE, 49, Ox006D, Ox004D, Ox000D, 50, 
Ox002C, Ox003C, Ox003C, 0, Ox002E, Ox003E, Ox003E, 0, 
Ox002F, Ox003F, Ox003F, 0, OxOOOO, OxOOOO, OxOOOO, OxOOOO, 
Ox002E, Ox002E, Ox002E, 0, Ox0037, Ox0037, Ox0037, 126, 
Ox0038, Ox0038, Ox0038, 127, Ox0039, Ox0039, Ox0039, 128, 
Ox0020, Ox0020, Ox0020, 0, Ox0008, Ox0008, Ox0008, O, 
Ox0009, Ox0009, Ox0009, 0, OxOOOD, OxOOOD, Ox000D, 0, 
Ox000D, Ox000D, OxOOOD, O, Ox001B, Ox001B, Ox001B, 0, 
Ox007F, Ox007F, Ox007F, 83, OxOOOO, OxOOOO, OxOOOO, 0, 
OxOOOO, OxOOOO, OxOOOO, 0, OxOOOO, OxOOOO, OxOOOO, 0, 
Ox002D, Ox002D, Ox002D, 130, OxOOOO, OxOOOO, OxOOOO, 0, 
72, 73, 0, 132, 80, 81, 0, 118, 
77, 79, 116, 117, 75, 71, 115, 119, 
59, 84, 94, 104, 60, 85, 95, 105, 
61, 86, 96, 106, 62, 87, 97, 107, 
63, 88, 98, 108, 64, 89, 99, 109, 
65, 90, 100, 110, 66, 91, 101, 111, 
















char row; -1 
struct Screen *pcl_screen, *pc2_screen; 
struct Screen *front_screen, *back_screen; 
struct Window *pcl_window, *pc2_window; 
struct Window *front_window, *back_window; 
struct IntuitionBase *IntuitionBase; 
struct GfxBase *GfxBase; 
struct IntuiMessage *message; 
main ( ) 
{ 
if ( ( I n tu it i o nBas e = , \ 
(struct IntuitionBase *)OpenLibrary ( "intuition.library", 1 ) ) == NULL ) 
Cle an up ( "Error : could not open intuit ion l i b ra.r y \ n" ) ; 
if ( ( GfxBase = 
(struct GfxBase *}OpenLibrary ( "graphics.libr~ary", 1 } ) 
== NULL ) 
Cleanup ( "Error: could not open graphics library \n" ); 
if { ( pcl_screen --
(struct Screen *)OpenScreen ( &mode3 screen 
-
Cleanup { "Error: could not open screen \n" 
mode3 window.Screen= pcl_screen; 
-
if ( ( pcl_ window= 
(struct Window *)OpenWindow ( &mode3 window 
-
Cleanup ( "Error: could not . d \ " open w 1n ow 11 
if ( ( pc2_screen = 
(struct Screen *)OpenScreen ( &mode3 screen 
-
Cleanup { "Error: could not open screen \n" 
mode3 window.Screen= pc2_screen; 
--
if ( ( pc2_window = 
(struct Window *)OpenWindow ( &mode3 window 
-
Cleanup ( "Error: could not open window \n" 
kbd_status = r_alt = l_amg = r_amg 
afr_dat_ptr = (USHORT *)Ox200000; 
afr_int_ptr = (USHORT *)Ox21EOOO; 
kbd_dat_ptr = (USHORT *)Ox200002; 
treg = (char *)Ox21F001; 
treg_clr = (USHORT *)Ox21F400; 
front_screen = pc2_screen; 
back_screen = pcl_screen; 
f_ront_window = pc2_window; 
back window= pcl_window; 


































Wait ( 1 << front_window->UserPort->mp_SigBit ); 













RefVidDisplay ( ); 
case CLOSEWINDOW: 
ReplyMsg ( message); 
Cleanup (NULL); 




if ( ( scan code= message->Code) > 127 ) 
{ 
release= 1; 




ReplyMsg ( message ); 
if ( scan_code > Ox005f && scan code< Ox0068 ) 
{ 
} 
ShTogKeys ( release, scan code ); 
return ( 0 ); 
I' 
if { release) 
rett1rn { 0 ) ; 
if ( l_amg : : r_amg) 
AmgKeys ( scan_code ); 
else if { scan_code > Ox004B && scan code< Ox0050} 
ArrowKeys ( scan_code ); 
else if ( scan_code > Ox0049 && scan code< Ox005A) 
FuncKeys ( scan_code ); 
else if ( kbd_status & ALT_MASK ) 
KbdOutput ( SPECIAL, trans_table[ scan_code ].alt ); 
else if ( kbd_status & CTRL_MASK) 
KbdOutput ( ASCII, trans_table[ scan_code ].ctrl ); 
else if ( scan_code > OxOOlO && scan_code < OxOOlA:: 
scan_code > OxOOlF && scan_code < Ox0029 :~ 





scan code> Ox0030 && scan code< Ox0038) 
AlphaKeys ( scan_code ); 
else 
NumPuncKeys ( scan code); 
KbdOutput ( k_class, k_code) 
USHORT k_class, k_code; 
{ 
} 
USHORT f_data, k_data; 
f_data = k data= O; 
switch ( k class) 
{ 
} 
case SH TOGGLES: 
k_data = kbd_status; 
f_data = Ox0044; 
break; 
case SPECIAL: 
if ( k_code == 0) 
return ( 0 ); 
k_data = { k_code << 8 ) & OxFFOO; 
f data= Ox0055; 
break; 
case ASCII: 
k data= k_code & OxOOFF; 
f data= Ox0055; 
*afr_dat_ptr = f_data; 
*kbd_dat_ptr = k_data; 
*afr_int_ptr = O; 




switch ( scan_code) 
{ 
case CPLK SCAN: 
shift ( release, CPLK MASK); 
break; 
case LALT SCAN: 
shift ( release, ALT MASK); 
break; 
case RALT SCAN: 
if (release) 
{ 







r_alt = 1; 
.return ( 0 ); 
case CTRL SCAN: 
') 
shift ( release, CTRL MASK); 
break; 
case LAMG SCAN: 
if (release) 
l_amg = O; 
else 
l_amg = 1; 
return ( 0 ); 
case RAMG SCAN: 
if (release) 
r_amg = O; 
else 
r_amg = 1; 
return ( 0 ); 
case LS SCAN: 
shift ( release, LS MASK ); 
break; 
case RS SCAN: 
shift ( release, RS MASK}; 
} 
KbdOutput ( SH_TOGGLES, 0 ); 
f ······•• 
FuncKeys ( scan_code) 
USHORT scan_code; 
{ 
if ( kbd_status & ALT_MASK) 
KbdOutput { SPECIAL, trans_table[ scan code ].alt); 
else if ( kbd_status & CTRL_MASK) 
KbdOutput ( SPECIAL, trans_table[ scan_code ].ctrl ); 
else if ( kbd_status & LS_MASK : kbd_status & RS_MASK) 
KbdOutput { SPECIAL, trans_table[ scan code ].uc ); 
else 
Kha.Output ( SPEC I AL, trans. table [ scan code ] . le ) ; 
} 
AmgKeys ( scan_code) 
USHORT scan_code; 
{ 
static USHORT ins_tog = O; 
static USHORT scr_tog = O; 
switch ( .scan_code ) 
{ 
case TAB SCAN: 
KbdOutput ( SPECIAL, 15 ); 
break; 
case I SCAN: 
shift ( ins_tog, INS MASK}; 
76 





·~ ... : .. 
} 
} 
if ( ins_tog ) 
ins_tog = O; 
else 
ins_tog = 1; 
KbdOutput ( SH_TOGGLES, 
KbdOutput ( SPECIAL, 82 
break; 
case S SCAN: 
0 ); 
) ; 
shift ( scr_tog, 
if { scr_tog ) 
scr_tog = O; 
SCROLL_LOCK_MASK ); 
else 
scr_tog = 1; 
KbdOutput ( SH_TOGGLES, 0 ); 
break; 
case DEL SCAN: 









if ( ( kbd_status & CTRL_MASK ) && ( kbd_status & ( LS_MASK 
RS_MASK ) ) ) 
KbdOutput ( SPECIAL, trans_table[ scan code ].alt ); 
else if ( kbd_status & CTRL_MASK) 
KbdOutput ( SPECIAL, trans_table[ scan_code ].ctrl ); 
else if ( kbd_status & ( LS_MASK: RS_MASK ) ) 
KbdOutput ( SPECIAL, trans_table[ scan_code ].uc· ); 
else 
KbdOutput ( SPECIAL, trans_table[ scan_code· ].le ); 
} 
AlphaKeys ( scan_code ) 
USHORT scan_code; 
{ 
if ( ( kbd_status & CPLK_MASK) && ( kbd_status & ( LS MASK: 
RS_MASK ) ) ) 
KbdOutput { ASCII, trans_table[ scan code ].le ); 
else if ( kbd_status & CPLK_MASK) 
KbdOutput ( ASCII, trans_table[ scan_code ].uc ); 
else if ( kbd_status & ( LS_MASK: RS_MASK) ) 
KbdOutput ( ASCII, trans_table[ scan code ].uc ); 
else 
KbdOutput ( ASCII, trans_table[ scan code ].le ); 
} 
NumPuncKeys ( scan_code) 
77 
Q 
., ' • ,J,, '.' ,, 
USHORT scan_code; . -:b 
{ 
} 
if ( kbd_status & ( LS_MASK: RS_MASK) ) 
KbdOutput ( ASCII, trans_table[ scan_code ].uc ); 
else 
KbdOutput ( ASCII, trans table[ scan code ].le); 
shift ( release, mask} 




kbd status= kbd_status & ( ~mask); 
else 
kbd status·= kbd status : mask; 
RefVidDisplay ( ) 
{ 
struct pc_ch *new_ch; 
struct pc_curs *curs_ptr, curs_pos; 
USHORT row, curr_base_li·ne, t_c; 
char curr_att, tag; 
char txt_buff[ 81 ]; 
register USHORT *ch_ptr; 
register USHORT col, i; 
tag= *treg; 
*treg_clr = O; 
if ( ( tag & OxOl ) == 0) 
return ( 0 ) ; 
ch_ptr = (USHORT *)Ox210000; 
curs_ptr = (struct pc_curs *)Ox211800; 
curs_pos.row = curs_ptr->row; 
curs_pos.col = curs_ptr->col; 
row= curr_att = O; 
SetDrMd ( back_window->RPort, JAM2 ); 
SetAPen ( back_window->RPort, 0 ); 
SetBPen ( back_window->RPort, 0 ).; 
wh·ile (.row< 25 ) 
{ 
,, . -.. .:..·'· ,., 
. \ . .,' 
curr_base_line = ( row *~CH_HEIGHT ) + ROWO_BASE_LINE; 
Move ( back_window->RPort, COLO_LEFT_EDGE, 
curr_base_line }; 
col= i = O; 
while ( col< 80 ) 
{ 
t c = *ch_ptr; 
new_ch = &t_c; 





TxtVidOutput ( txt~buff, i ); 
curr_att = new_ch->att; 
SetAtt ( curr_att ); 
} 
i = O; 
} 
col++; 









SetCursor ( &curs_pos ); 
SwitchWindows ( ); 
TxtVidOutput ( txt_buff, i ) 
char *txt_buff; 
register USHORT i; 
{ 
if ( i ) 
Text ( back_window->RPort, txt_buff, i ); 
} 
SetAtt ( att) 
char att; 
{ 
if ( att & Ox80 ) 
SetAPen ( back_window->RPort, 
else if ( att & Ox08 ) 
SetAPen { back_window->RPort, 
else 
2 ) ; 
·3 .) ; 
SetAPen ( back_window->RPort, l ); 
att = att & Ox77; 
switch ( att) 
{ 
case OxOO: 





SetDrMd ( back_window->RPort, JAM2 
break; 
default: 
SetDrMd ( back_window->RPort, JAM2 ); 
} 
} 
SetCursor { curs_pos) 









USHORT x, y; 
char curs; 
cu_rs = Ox20; 
x = (USHORT}( curs_pos->col * CH_WIDTH + COLO_LEFT_EDGE ); 
y = (USHORT)( curs_pos->row * CH_HEIGHT + ROWO_BASE_LINE ); 
SetDrMd ( back_window->RPort, INVERSVID: COMPLEMENT : JAMl ); 
Move ( back_window->RPort, x, y }; 
Text ( back_window->RPort, &curs, 1 ); 
SwitcbWindows ( ) 
{ 
} 
struct Screen *t_screen; 
struct Window *t_window; 
t_screen = back_screen; 
t_window = back_window; 
back_screen = front_screen; 
back_window = front_window; 
front_screen = t_screen; 
front_window = t_window; 
ScreenToFront { front_screen ); 
ActivateWindow ( front_window ); 




if ( pcl_window } 
CloseWindow ( pcl_window ); 
if ( pcl_screen ) 
CloseScreen ( pcl_screen ); 
if ( pc2_window ) 
CloseWindow ( pc2_window ); 
if ( pc2_screen ) 
CloseScreen ( pc2_screen ); 
if ( GfxBase } 
CloseLibrary ( GfxBase ); 
if ( IntuitionBase) 
' 
CloseLibrary ( IntuitionBase ); 
if ( exit_text ) 
fprintf ( stderr, exit_text ); 
printf ( "ticks= %d \n", ticks }; 







New Little Board/186 Interrupt Handlers 
equ ODh ; carraige return 
equ OAh ; line feed 
equ 08h ; backspace 
equ 07h ; bell 
; destination register of 80186 DMA channel 1 
dmal_destreg equ OFFD4h 
; interrupt mask register of 80186 PIC 
int_mask_reg equ OFF28h 
; end of interrupt register of 80186 PIC 
eoi_reg equ OFF22h 
; PCS6A* 
int enable equ 1300h 
; length ( in paragraphs ) of this program 
; including PSP ( 16 bytes/paragraph) 
pgm_. len equ 60h 
; offset addresses of function number and keyboard 
; data locations in shared RAM 
afr dat equ 0000h 
kbd dat equ 0002h 
pageO equ OAOOOh 
pageA equ OAOOOh 
pageB equ OB000h 
; function numbers 
kbd stat equ 4400h 
kbd_key equ 5500h 
; addresses of various data in ROM-BIOS data area 
kbd_flagl equ 417h 
kbd_flag2 equ 418h 
k_buff_start equ 41Eh 
k_buff_end equ 43Eh 
k_buff_head equ 41Ah 
k buff tail equ 41Ch 
ct1rr_vid_md equ 449h \ 
scrn width equ 44Ah 
re-gen_len equ 44Ch 
scrn lac equ 44Eh 
curs_pos equ 450h 
curs_type equ 460h 
disp_pg_num equ 462h 
vid_stat_port equ 463h 
crt md equ 465h 
; copy of cursor position ( in shared RAM) 
am_curs_pos equ 1800h 
• set interrupt vectors to point to new interrupt , 
• handlers 
' mov dx, offset NMiint 




mov dx, offset HardKbdint 
mov ax, 250Dh • vector 14 
' int 21h 
mov dx, offset SoftKbdint 
mov ax, 2516h • vector 22 , 
int 21h 
mov dx, offset Vidlnt 
mov ax, 2510h • vector 16 , 
int 21h 
; o.utput '' interrupt handlers installed" message to 
; display 
mov dx, offset signon 
mov ah, 9 
int 21h 
; initialize ROM-BIOS data area 
mov ax, pageO 
mov ds, ax 
mov byte ptr [ kbd_flagl ], Oh 
mov byte ptr [ kbd_flag2 ], Oh 
mov word ptr [ k buff head], 41Eh 
mov word ptr [ k_buff_tail ], 41Eh 
mov byte ptr [ curr_vid_md ], 07 
mov word ptr [ scrn_width ], 80 
mov word ptr [ regen_len ], 4000 
mov word ptr [ curs_pos ], 0000h 
mov word ptr [ curs_type ], 0700h 
rno,1 byte ptr [ disp_pg_num ] , Oh 
mov word ptr [ vid_stat_port ], 3D4h 
• c.lear fur1ct.ion number and ke)Tboard data locs 
' mov ax, pageA 
ffiO\r ds, ax 
mov byte ptr [ afr dat ] ' Oh 
-
mov byte ptr [ kbd dat ] ' Ot1 
; set dest. reg. of DMA channel 1 to point to 
; address above bottom lK of I/0 address space so 
; that refresh cycles will not be trapped 
; NMI-generating logic 
mov dx, dmal_destreg 
mov ax, 4000h 
out dx, ax 
• disable int. from serial controller, enable INTl 
' 
'- mov dx, int mask _reg 
-
• dx in ax, 
and ax, OFFDFh 
or ax, 0010h 
out dx, ax 
82 
' 7: i 
.i:_.';,' ) 
; enable NMI-generating logic 
mov dx, int enable 
out dx, ax 













• read latched 
' mov 
• in 
" stay resident 
dx, pgm_len 
ax, 31 OOh 
21h 











.. ~ ' dx 
convert address bits to ASCII string, store • , 





, bx, offset addr_bytes 
HexToAscii 
; read latched stattis bits 
mov dx, 1030h 
in ax, d:x: 
; convert status bits to ASCII string, store 
; otltput message 
mov 
call 
bx, offset stat_bytes 
HexToAsc. ii 
; get .I/0 data from AX ( on stack ) 
pop ax 
push ax 
; convert I/0 data to ASCII string, store 









; out·put "I /0 ,port access" message to display 
mov bx, offset nmi mess 
call OutMess 
; terminate application program 








.. NMiint endp 







push • Sl 
push ds 
push es 
mov ax, pageO 
IDO\l ds, ax 
-:fl' 
mov ax, pageA 
mov es, ax 





ax, es:[ afr dat] 
data a status word? 
ax, kbd. __ stat 
h stat • Je 
; is ke)rboard <lat.a. a. ke"r code? 
.. 
cmp ax, kbd_key 
j e b ke)''" 
; unknown ~tine ti ot1r<)ntimbe r, exit 
Jmp ,:J-hl5bd_done 
• read stattis word from shared RAM 
' rnov ax, es: [ kbd dat J 
-
status word to keyboard flag byte • copy 
' 











., ptr [ kbd _flagl 
ah, OFOh 
byte ptr [ kbd_·f lag2 
hkbd done 
from shared RAM 




locs • in 
ah 
al 
; set copy of tail pointer ( in bx ) to point to 
; next key code loc in key buffer 
mov bx, [ k_buff_tail] 
mov si, bx 
add bx, 2 
; is copy of tail pointer pointing to end of key 
; buffer space? 




. ' , -·,. --~ ,- ' .. : . -
• Jne hkbd 1 
; reset popy of tail pointer to point to start of 
; key buffer space 
mov bx, k_buff~start 
; has ·copy of tail pointer caught up with head 
; pointer 
; if yes, 
cmp 
key 
bx, ·[ k_buf f _head ] 
buffer overflow 
hkbd of • Je 
; enter key code in key buffer at loc pointed to 
; by tail pointer 
mov 




ds:[ si ], ax 
tail pointer in ROM-BIOS data area 
word ptr [ k buff tail ], bx 
hkbd done 
; output. "keyboard overflow'' message to display 







bx, offset kbd of mess 
OutMess 
; write specific end of interrupt command to 80186 
; PIC 
hkbd done dx, • IDQ\F eo1_reg 
mo\r ax, OOODh 
out dx, ax 
; clear· ft1r1ction n\1mber location 
mov word ptr es:[ afr· dat ], Oh 
pop es 
pop d·s 
. pop Sl 
pop dx 
pop bx 
pop ax t 
iret 
HardKbdint endp 


















; is service number valid? 
cmp ah, 3 
jb sl 
jmp skbd done 

























; compare head pointer to tail pointer 
ax, [ k buf[· head] 





; buffer empty, wait for kev code to arrive 
•-· 
• Jmp rdl 
cli 
; read key code pointed to by head pointer 
mov bx, [ k_buff_head] 
mov ax, [ bx] 
; return key code in AX stored on stack 
mov word ptr [ bp] + 16, ax 
; set. head pointer to point to next key code lac 
• 
' 
in l(ey btlff er 
add bx, 2 
cmp .,: bx, k buff end· 
jne rd3 
; reset head pointer to point to 
; buffer space 
start of key 
mo\.r bx, k_buff_start 




pointer in ROM-BIOS data area 










; compare pointer to tail pointer 
ax, [ k buff head] 
86 
C 
cmp ax, [ k_buff_tail] 
jne rptl 
; buffer empty, set ZF bit in PSW stored on stack 
or word ptr [ bp] + 22, 0040h 
jmp skbd done 
;. buffer not empty, clear ZF bit in PSW stored on 
; stack 
rptl and word ptr [ bp] + 22, OFFBFh 
; read key code pointed to by head pointer, but do 
; not update head pointer 
mov ax, [ k_buff_head] 
; return key code in AX stored on stack 
mov word ptr [ bp] + 16, ax 
sti 






; read flag byte from ROM-BIOS data area 
mov al, [ kbd_flagl ] 
; return keyboard flag byte in AL stored on stack 
IDO\l ~ word ptr [ bp] + 16, ax 
skbd done • Jmp 
skbd done pop bp 




















push • Sl 
push bp 














jmp vid done 
; only one service currently supported, exit for 











; read current 
; area 
cursor position from ROM-BIOS data 
mov 
; read output 
mov 
ex, [ curs_pos ] 
character from stack 
ax, [ bp ] + 16 
is output character a line feed? • 
' cmp al, 1 f 
jne wtl 
ihcrement row number of cursor position • , 
inc ch 
; if cursor is below the bottom row of display, 











output character • return? • lS a carriage > 
cmp al, er 
• wt2 Jne 
• set column number of cursor position 
' 
mov cl, Oh 
• wt tjr_ done ,Jmp 




• Jne wt3 
• Jmp wtty_done 
• 
output charact.er backspace? • l.S a 
' 
cmp al, bs 
• 
wt4 Jne 
• first column of row? • lS cursor on a , 
cmp cl, 0 
• wt5 Jg 
• top of display? • 1S cursor on row 
' cmp ch, 0 
• 
wt6 Jg 











; cursor on first column of a row, set cursor 
; position to last column of row above 
dee ch 
mov cl,: 79 
jmp wtty_done 
; set cursor position left one column 
dee cl 
jmp wtty_done 
; store output character is temporary storage 
wt4 mov cs:[ t_word ], ax 








to current cursor position 
ax, 160 
ch 
cs:[ row_address ], ax 
ax, 2 
cl 
ax, cs:[ row address] 
• 
mov s1, ax 
mov ax, pageB 
rnov· ds, ax 
; read output character from temporary storage 
mov ax, cs:[ t_word] 
; assign character a "normal" attribute 
mo"\r ah, 03h 
; write character/attribute pair into video RAM 
; portion of shared RAM 
rnov ds:[ si ], ax 
; set ct1rsor position right one column 
inc cl 
is cursor at end of row .. 
' cmp cl., 80 
jb wtty_done 
, e 
; set cursor position to first column of row below 
inc ch 
rno,r cl, Oh 
cmp ch, 25 
jb wtty_done 
wttv scroll cld 
. . ... - .· 
rnov ax, pageB 
mov ds, ax 
mov 
; offset address 
mov 
; offset address 
es, ax 
of data for first column, top row 
di, Oh 
of data for first col, second row 
mov si, di 
add si, 160 
; number of character/attribute pairs to move 
89 
mov ex, 1920 
; scroll up one row 
rep movsw 
; offset address of data for first col~ bottom row 
mov di, 8840 
; number of character/attribute pairs 
mov ex, 80 
; fill row with "space" character 
mov ax, 0320h 
; blank out bottom row 
rep stosw 
; set cursor position to first column, bottom row 
mov ex, 2400h 
wtty_done mov ax, pageO 
mov ds, ax 
; store new cursor position in ROM-BIOS data area 
mov [ curs_pos ], ex 
mov ax, pageB 
mov ds, ax 
; store new cursor position in shared RAM 
mov [ am_curs_pos ], ex 
vid done pop bp 










I-IexToi\sc ii proc 
mov 
; clear second 
and 
near 
dx · ax 
. . ' 
and fourth hex digits ( from 
ax, OFOFOh 
; convert first and third digits into ASCII 





; store ASCII 
mov 
mov 
codes in output message 
[bx], ah 
mov 
; clear first and 
and 








; convert second and fourth digits into ASCII 
• codes 
' ,..,. 
. . ' 
. ) 
I 
/ or ax, 3030h 




codes in output message 
[bx] + 1, ah 
[bx] + 3, al 
HexToAscii endp 
OutMess proc near 
; select ''write tty" video service 
M-l mov ,... ah, OEh 
; read next character in output message 
mov al, [bx] 
1 ' $ ' cmp a, 
; if character is '$', terminate 
je M2 
; call video interrupt handler to output character 






1 f '$' er, , 








' $ ' 
kbd of mess 


























'interrupt handlers installed', 
'I/0 Port Access', er, lf 
'Address= ' 
4 dup(?), er, lf 
'Status= ' 
4 dup(?), er, lf 
'Data= ' 
4 dup ( ? ) , er, l f 
'Program Terminated', er, lf, 




Name: Robert Thomas Krebs 
• 
Born: November 16, 1961 in Dayton, Ohio 
Parents: Mr. and Mrs. A.J. Krebs 
High School: Middlesex High School ( Middlesex, NJ ) 
graduated in 1980 
Undergraduate Study: 
:( 
Bucknell University ( Lewisburg, PA) 
graduated in 1984 with BSEG degree in 
"Computer Science and Engineering" 
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